Validating an optimized data movement architecture that ensures arithmetic units receive a steady stream of data every cycle.